Print Page
MT53E512M32D1ZW-046 WT:B
DRAM, LPDDR4, 16 Gbit, 512M x 32bit, 2.133GHz, TFBGA, 200 Pins
Image is for illustrative purposes only. Please refer to product description.
ManufacturerMICRON
Manufacturer Part NoMT53E512M32D1ZW-046 WT:B
Newark Part No.80AJ9999
Technical Datasheet
1,129 In Stock
Need more?
Same day shipping
Order before 9pm EST standard shipping
| Quantity | Price |
|---|---|
| 1+ | $21.090 |
| 10+ | $19.590 |
| 25+ | $18.280 |
| 50+ | $18.280 |
| 100+ | $18.090 |
| 250+ | $17.500 |
| 500+ | $17.060 |
Price for:Each
Minimum: 1
Multiple: 1
$21.09
Enter Your Part No/Line Note
Added to your Order Confirmation, Invoice, and Dispatch note for this order only.
This number will be added to the Order Confirmation, Invoice, Dispatch note, Web confirmation Email and Product Label.
Product Information
ManufacturerMICRON
Manufacturer Part NoMT53E512M32D1ZW-046 WT:B
Newark Part No.80AJ9999
Technical Datasheet
DRAM TypeMobile LPDDR4
DRAM Density16Gbit
Memory Density16Gbit
Memory Configuration512M x 32bit
DRAM Memory Configuration512M x 32bit
Clock Frequency2.133GHz
Clock Frequency Max2.133GHz
Memory Case StyleTFBGA
IC Case / PackageTFBGA
No. of Pins200Pins
Supply Voltage Nom1.1V
Access Time468ps
IC MountingSurface Mount
Operating Temperature Min-25°C
Operating Temperature Max85°C
Product Range-
SVHCNo SVHC (17-Dec-2015)
Product Overview
MT53E512M32D1 is a 16Gb mobile low-power DDR4 SDRAM with low VDDQ (LPDDR4X) high-speed, CMOS dynamic random-access memory device. This device is internally configured with 2 channels or 1 channel ×16 I/O, each channel having 8-banks.
- 16n prefetch DDR architecture, 8 internal banks per channel for concurrent operation
- Single-data-rate CMD/ADR entry, bidirectional/differential data strobe per byte lane
- Programmable READ and WRITE latencies (RL/WL), programmable VSS (ODT) termination
- Directed per-bank refresh for concurrent bank operation and ease of command scheduling
- On-chip temperature sensor to control self refresh rate, partial-array self refresh (PASR)
- Selectable output drive strength (DS), clock-stop capability, single-ended CK and DQS support
- 1.10V VDD2 / 0.60V VDDQ or 1.10V VDDQ operating voltage
- 512 Meg x 32 configuration, LPDDR4, 1 die addressing
- 200-ball TFBGA (Ø0.40 SMD) package, 468ps cycle time
- Operating temperature rating range from -25°C to +85°C
Technical Specifications
DRAM Type
Mobile LPDDR4
Memory Density
16Gbit
DRAM Memory Configuration
512M x 32bit
Clock Frequency Max
2.133GHz
IC Case / Package
TFBGA
Supply Voltage Nom
1.1V
IC Mounting
Surface Mount
Operating Temperature Max
85°C
SVHC
No SVHC (17-Dec-2015)
DRAM Density
16Gbit
Memory Configuration
512M x 32bit
Clock Frequency
2.133GHz
Memory Case Style
TFBGA
No. of Pins
200Pins
Access Time
468ps
Operating Temperature Min
-25°C
Product Range
-
Technical Docs (2)
Legislation and Environmental
US ECCN:Unknown
EU ECCN:Unknown
RoHS Compliant:Yes
RoHS
RoHS Phthalates Compliant:Yes
RoHS
SVHC:No SVHC (17-Dec-2015)
Download Product Compliance Certificate
Product Compliance Certificate