Print Page
LC4256V-75TN144C
CPLD, 256 Macrocells, 96 I/O's, TQFP, 144 Pins, 75
Image is for illustrative purposes only. Please refer to product description.
ManufacturerLATTICE SEMICONDUCTOR
Manufacturer Part NoLC4256V-75TN144C
Newark Part No.55AJ0965
Technical Datasheet
Available to Order
Manufacturer Standard Lead Time: 23 week(s)
| Quantity | Price |
|---|---|
| 50+ | $56.190 |
| 100+ | $55.000 |
| 250+ | $53.440 |
Price for:Each
Minimum: 60
Multiple: 60
$3,371.40
Enter Your Part No/Line Note
Added to your Order Confirmation, Invoice, and Dispatch note for this order only.
This number will be added to the Order Confirmation, Invoice, Dispatch note, Web confirmation Email and Product Label.
Product Information
ManufacturerLATTICE SEMICONDUCTOR
Manufacturer Part NoLC4256V-75TN144C
Newark Part No.55AJ0965
Technical Datasheet
CPLD Type-
No. of Macrocells256Macrocells
No.of User I/Os96I/O's
IC Case / PackageTQFP
No. of Pins144Pins
Speed Grade75
Process TechnologyCMOS
IC MountingSurface Mount
Operating Temperature Min0°C
Operating Temperature Max90°C
Product Range-
Qualification-
SVHCNo SVHC (21-Jan-2025)
Product Overview
LC4256V-75TN144C is an ispMACH 4000 In-System programmable SuperFAST high-density PLD. The ispMACH 4000 combines high speed and low power with the flexibility needed for ease of design. With its robust Global Routing Pool and Output Routing Pool, this family delivers excellent First-Time-Fit, timing predictability, routing, pin-out retention, and density migration.
- Enhanced macrocells with individual clock, reset, preset and clock enable controls
- Up to four global OE controls, individual local OE control per I/O pin
- Excellent First-Time-Fit™ and refit, Fast path, SpeedLocking™ path, and wide-PT path
- Wide input gating (36 input logic blocks) for fast counters, state machines and address decoders
- Superior solution for power-sensitive consumer applications
- 5V tolerant I/O for LVCMOS 3.3, LVTTL, and PCI interfaces
- Hot-socketing, open-drain capability, input pull-up, pull-down or bus-keeper
- 3.3V PCI compatible, IEEE 1149.1 boundary scan testable
- 256 macrocells, 3.3V voltage, 7.5 tPD
- 144-pin TQFP package, 0 to 90°C commercial temperature rating
Technical Specifications
CPLD Type
-
No.of User I/Os
96I/O's
No. of Pins
144Pins
Process Technology
CMOS
Operating Temperature Min
0°C
Product Range
-
SVHC
No SVHC (21-Jan-2025)
No. of Macrocells
256Macrocells
IC Case / Package
TQFP
Speed Grade
75
IC Mounting
Surface Mount
Operating Temperature Max
90°C
Qualification
-
Technical Docs (1)
Legislation and Environmental
US ECCN:Unknown
EU ECCN:Unknown
RoHS Compliant:Yes
RoHS
RoHS Phthalates Compliant:Yes
RoHS
SVHC:No SVHC (21-Jan-2025)
Download Product Compliance Certificate
Product Compliance Certificate