Print Page
MT62F2G64D8EK-023 AIT:B
DRAM, LPDDR5, 128 Gbit, 2G x 64bit, 4.266 GHz, FBGA, 441 Pins
Image is for illustrative purposes only. Please refer to product description.
ManufacturerMICRON
Manufacturer Part NoMT62F2G64D8EK-023 AIT:B
Newark Part No.25AK8014
Technical Datasheet
200 In Stock
Need more?
Same day shipping
Order before 9pm EST standard shipping
| Quantity | Price |
|---|---|
| 1+ | $118.370 |
| 5+ | $118.370 |
| 10+ | $118.370 |
| 25+ | $118.370 |
| 50+ | $118.370 |
| 100+ | $118.370 |
Price for:Each
Minimum: 1
Multiple: 1
$118.37
Enter Your Part No/Line Note
Added to your Order Confirmation, Invoice, and Dispatch note for this order only.
This number will be added to the Order Confirmation, Invoice, Dispatch note, Web confirmation Email and Product Label.
Product Information
ManufacturerMICRON
Manufacturer Part NoMT62F2G64D8EK-023 AIT:B
Newark Part No.25AK8014
Technical Datasheet
DRAM TypeLPDDR5
Memory Density128Gbit
DRAM Density128Gbit
Memory Configuration2G x 64bit
DRAM Memory Configuration2G x 64bit
Clock Frequency-
Clock Frequency Max4.266GHz
Memory Case StyleFBGA
IC Case / PackageFBGA
No. of Pins441Pins
Supply Voltage Nom-
Access Time-
IC MountingSurface Mount
Operating Temperature Min-40°C
Operating Temperature Max95°C
Product Range-
SVHCNo SVHC (17-Jan-2023)
Product Overview
MT62F2G64D8EK-023 AIT:B is a mobile LPDDR5 SDRAM.
- Architecture: 17.1GB/s maximum bandwidth per channel, selectable CKR (WCK:CK = 2:1 or 4:1)
- Frequency range: 1067–5MHz (data rate range per pin: 8533–40Mb/s with WCK:CK = 4:1)
- Data interface: single x16 channel/die, double-data-rate command/address entry
- Differential command clocks (CK-t/CK-c) for high-speed operation, differential data clocks
- 16n-bit or 32n-bit prefetch architecture
- Bank architecture: 8-bank (8B) mode, bank group (BG) mode, and 16-bank (16B) mode supported
- Command-selectable burst lengths (BL = 16 or 32) in bank group or 16-bank modes
- Partial-array self refresh (PASR) and partial-array auto refresh (PAAR) with segment mask
- 16GB (128Gb) total density, 8533Mb/s data rate per pin, AEC-Q100 qualified
- 441-ball TFBGA package, -40°C ≤ Tc ≤ +95°C operating temperature
Technical Specifications
DRAM Type
LPDDR5
DRAM Density
128Gbit
DRAM Memory Configuration
2G x 64bit
Clock Frequency Max
4.266GHz
IC Case / Package
FBGA
Supply Voltage Nom
-
IC Mounting
Surface Mount
Operating Temperature Max
95°C
SVHC
No SVHC (17-Jan-2023)
Memory Density
128Gbit
Memory Configuration
2G x 64bit
Clock Frequency
-
Memory Case Style
FBGA
No. of Pins
441Pins
Access Time
-
Operating Temperature Min
-40°C
Product Range
-
Technical Docs (1)
Legislation and Environmental
US ECCN:EAR99
EU ECCN:Unknown
RoHS Compliant:Yes
RoHS
RoHS Phthalates Compliant:Yes
RoHS
SVHC:No SVHC (17-Jan-2023)
Download Product Compliance Certificate
Product Compliance Certificate